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Abstract—In this paper, we propose a comprehensive Po-
lar coding solution that integrates reliability calculation, rate
matching and parity-check coding. Judging a channel coding
design from the industry’s viewpoint, there are two primary
concerns: (i) low-complexity implementation in application-
specific integrated circuit (ASIC), and (ii) superior & stable
performance under a wide range of code lengths and rates.
The former provides cost- & power-efficiency which are vital to
any commercial system; the latter ensures flexible and robust
services. Our design respects both criteria. It demonstrates
better performance than existing schemes in literature, but
requires only a fraction of implementation cost. With easily-
reproducible code construction for arbitrary code rates and
lengths, we are able to report “1-bit” fine-granularity simulation
results for thousands of cases. The released results can serve as
a baseline for future optimization of Polar codes.1
Index Terms—5G, Polar Codes, Construction, Parity-Check.
I. INTRODUCTION
A. Background and related works
Answering the question of “what will 5G be?” [1], the
result is clear at least for channel coding. For the enhanced
Mobile Broadband (eMBB) service category in 5G, LDPC
codes and Polar codes [2], [3] have been adopted for data
channel and control channel, respectively. With state-of-
the-art code construction techniques [4], [5] and list de-
coding algorithm [6], Polar codes demonstrate competitive
performance under short information block length (K<1000),
whereas the block error rate (BLER) gain over LDPC and
Turbo codes is up to 1dB. Such advantages make Polar codes
the most suitable candidate for the control channel, where the
payload size is relatively small.
Polar code construction refers to determining the sets
of information/frozen bits given certain information block
length K and code length N . According to [2], [3], the most
reliable synthesized sub-channels should be selected as infor-
mation set to obtain the best performance under successive
cancellation (SC) decoding. Gaussian approximation (GA)
[5] is an efficient way to compute the “reliability” under
AWGN channel.
While the performance of an SC decoder is worse than
LDPC and Turbo, CRC-aided Polar (CA-Polar) codes [4]
demonstrate significantly better performance under succes-
sive cancellation list (SCL) decoding [6]. The reason lies
in that the native code distance of Polar codes is relatively
1The work was first disclosed in 2016 as a technical contribution [9] and
accepted by IEEE ICC 2018. Part of the proposed design has been adopted
by 3GPP as the Polar coding standards for 5G [10].
poor compared to Reed-Muller codes and many other modern
codes. Without CRC bits, an SCL decoder relies solely on
path metrics to select from the surviving paths. Thus, codes
with poor distance spectrum cannot perform well. In contrast,
CA-Polar relies on both path metric and CRC bits to pick
the final path, therefore does not suffer from the performance
bottleneck incurred by poor code distance.
Although SCL significantly improves the performance of
Polar codes, the optimal code construction under list de-
coding remains an open problem. Beyond CA-Polar, several
attempts [7], [8] have been made to design better Polar codes
for SCL decoder. A more general form of outer codes, coined
as parity-check coding, was introduced to provide additional
performance gain as well as flexibility. Polar subcodes [7]
allow some “dynamic” frozen bits to be information-bits-
dependent. Extended BCH codewords were leveraged to
establish parity-check functions such that the constructed
codes has guaranteed minimum distance, which is always
better than the original Polar codes with the same code length
and code rate. Later, a heuristic parity-check construction was
introduced in [8], which also shows evident performance gain
over CA-Polar codes. These methods opened a door for better
Polar construction with parity check bits.
B. Motivation and our contributions
Despite the rich literature on Polar code construction,
we found that none of them can be directly applied to a
commercial network such as 5G. The reasons are below:
• Implementation complexity: existing code construction
schemes, including rate matching [13], [14] and parity-
check coding [7], [8], rely heavily on density evolution
(DE) (or its simplification GA [5]) to acquire sub-
channel reliability. These operations (e.g., float-point
computations of φ(x), φ−1(x) and sorting) are suitable
for software simulations but are not hardware-friendly.
They either incur large encoding/decoding latency if
calculated online, or occupy much memory if calculated
offline and pre-stored in ASIC.
• Incomplete solution: existing parity-check coding
schemes are not co-designed with a practical rate-
matching scheme. The construction in [7] is based
on 2m-length eBCH codewords, and the corresponding
generalization to arbitrary code lengths is unknown. The
heuristic method in [8] recursively establishes parity-
check functions based on GA-acquired reliability. Sim-
ilarly, a rate-compatible design is not available.
• Lack of fine-granularity evaluation: existing works [7],
[8], [12]–[14] often draw conclusions from a few special
2cases (e.g., N = 1024,K = 512). We find it quite
common that a scheme that excels in certain cases may
perform poorly in other cases, thus their conclusions
may not hold for the general cases. To fully evalu-
ate a scheme before large-scale implementation, fine-
granularity simulations covering various code lengths
and rates are necessary.
To address the above issues, we propose a PC-Polar
design that integrates deterministic reliability ordering and
rate matching schemes. Based on distance spectrum analysis
and error propagation patterns, we propose to select PC
bits from sub-channels of low row weights, and establish
PC functions through a fixed-length cyclic shift register.
The entire solution is hardware-friendly to facilitate ASIC
implementation. To our best knowledge, such a compre-
hensive yet low-complexity solution for Polar construction
has not been elaborated in literature. Moreover, we provide
fine-granularity simulation results to demonstrate stable &
better performance than existing schemes under thousands of
cases. Given the construction details, our design should be
reproducible for arbitrary code lengths and rates. Therefore,
we hope it serve as a baseline for further optimizations of
Polar codes.
II. POLAR CODES
A binary Polar code of mother code length N = 2n can
be defined by cN−10 = u
K−1
0 GI , where u
K−1
0 and c
N−1
0 are
message and codeword vectors, respectively, and GI is the
generator matrix. To construct a (N,K) Polar code, GI is
obtained by taking rows with indices i ∈ I from the N ×N
matrix G = F⊗n, where I is the information sub-channel
indices, F =
[
1 0
1 1
]
is the kernel and ⊗ denotes Kronecker
power.
A. Reliability ordering
One key step of Polar code construction is determining the
information set I. According to Arikan [2], the reliability
metric is channel dependent. Applying this principle, density
evolution (DE) (or its simplification Gaussian approximation
(GA) [5]) calculates the reliability of each synthesized sub-
channel based on channel state information (CSI), which can
be signal-to-noise-ratio (SNR) or erasure probability. The K
most reliable sub-channels are selected as I. In the absence
of assistant bits such as CRC or PC bits, the rest N − K
sub-channels are selected as the frozen set, denoted by F .
Regarding ASIC implementation, the channel-dependent
GA/DE method is infeasible due to (i) float-point compu-
tations of complicated functions such as φ(x), φ−1(x) and
sorting, and (ii) imperfect CSI estimation.
Alternatively, we propose a channel-independent Polariza-
tion Weight (PW) method as follows. Given a sub-channel
index i and its binary expansion B = (bn−1, · · · , b1, b0), its
PW value is defined as
Wi ,
n−1∑
j=0
bjβ
j , (1)
where β is empirically chosen to be 2
1
4 [11]. A higher PW
value indicates a higher reliability.
A reliability ordered sequence QN−10 is obtained offline
through Algorithm 1, and pre-stored in ASIC such that no
on-the-fly calculation is required.
Algorithm 1 Polarization Weight (PW) algorithm
1) Calculate Wi, ∀i ∈ [0, 1, · · · , N − 1] according to (1).
2) Sort WN−10 in ascending order.
3) Obtain a reliability ordered sequence QN−10 , such that
WQ0 ≤WQ1 ≤WQ2 ≤ · · ·WQN−1 .
Remark: Although sub-channel reliability is channel-
dependent, their relative ordering is almost channel-
independent under a practical working point (e.g., BLER
within 10−4 ∼ 10−1). The simple and closed-form PW
formula in (1) well approximates this ordering by capturing
the recursive polarization process of Polar codes. It generates
an information set I very similar to that generated by GA/DE
methods, but requires only a fraction of implementation cost.
B. Rate matching
Rate matching bears much practical importance because,
in a commercial system, the allocated channel resource may
not have exactly N = 2n bits. To support an arbitrary code
length of M , puncturing [12], [13] and shortening [14] are
performed. A well-designed rate matching scheme should
bring minimum performance loss with respect to its mother
code of length N .
For puncturing,N−M bits are not transmitted and deemed
unknown at the decoder, whereas the log-likelihood ratio
(LLR) input of the corresponding punctured position is set
to zeros. For shortening, N −M bits are not transmitted and
deemed known at the decoder, whereas the LLR input of the
corresponding shortened position is set to infinite large (see
[12]–[14] for details).
Quasi-uniform-puncturing (QUP) [13] sequentially punc-
tures the first N − M coded bits, i.e., cN−M−10 =
[c0, c1, · · · , cN−M−1] from the mother codeword c
N−1
0 , and
re-calculates the reliability of all N sub-channels using GA.
Since the selection of information set I fully adapts to the
punctured pattern via GA, the method yields good and stable
performance under a wide range of code lengths and code
rates. The Wang-Liu shortening [14] method defines a set
of valid shortening patterns based on the Polar kernel, and
yields superior performance at higher coding rates. However,
both schemes [13], [14] inherit the same implementation
issues from GA, that is, online reliability re-calculations and
imperfect CSI estimation.
Similar to [13], [14], other existing rate matching schemes
rely heavily on re-calculations of sub-channel reliability
via GA/DE, since their reliability ordering changes greatly
over different punctured/shortened patterns. To implement
such schemes, one has to either perform online GA/DE, or
pre-store all the N -length reliability ordered sequences for
each code length M . Unfortunately, neither is feasible for
3ASIC implementation due to complexity/latency and memory
constraints.
Our scheme takes the opposite way, i.e., defining a rate
matching sequence that, no matter how many bits are punc-
tured/shortened, the pre-defined reliability order (e.g., PW or-
der) is maximally preserved. In this way, only one reliability
ordered sequence and another rate matching sequence are re-
quired, both of which are of lengthN . Furthermore, no online
calculation is required. Since the reliability ordered sequence
becomes rate-matching independent, inevitable performance
loss is incurred. However, the tradeoff is worthwhile given
the significant complexity reduction.
The proposed rate matching scheme is described below.
1) Generate a rate matching pattern R.
• For shortening, the shortened pattern is defined in
Algorithm 2.
• For puncturing, a blockwise-sequential punctured
pattern is defined in [15].
2) Select K most reliable sub-channels as I according to
PW, while skipping the indices in R.
Algorithm 2 Bit-Reversed shortening (BRS) algorithm
1) Define a bit-reversed sequence TN−10 = [BR(N −
1), BR(N − 2), · · · , BR(1), BR(0)], where BR(i) de-
notes the bit-reversed version of i. That is, if i’s binary
expansion is (bn−1, · · · , b1, b0), then BR(i)’s binary ex-
pansion is (b0, b1, · · · , bn−1).
2) Generate the rate matching pattern R =
[T0, T1, · · · , TN−M−1], and shorten the corresponding
indices in codeword. The transmitted codeword bits are
cˆM−10 =
{
ci ∈ c
N−1
0 |i /∈ R
}
.
3) Freeze the associated sub-channels: R→ F .
As mentioned, the rate matching scheme only requires to
pre-store TN−10 (in addition to Q
N−1
0 ), thus is hardware
friendly. In fact, even TN−10 can be online generated with
simple procedures: switch between big endian and little
endian while reading [N−1, N−2, · · · , 1, 0], which requires
almost no computation overhead.
III. PARITY-CHECK CODING
As mentioned in Section I, CA-Polar improves the perfor-
mance under list decoding with better distance spectrum. But
it has two major limitations. First, CRC bits are essentially
independent from the Polar kernel, thus leaves no room for
joint optimization. Second, they are appended at the end, thus
cannot assist decoding during intermediate decoding stages.
Parity-check bits have the advantage of improving path se-
lection during intermediate decoding stages. Existing parity-
check designs are Polar-specific by considering either the
Polar kernel [7], or its SC decoding process [8]. However,
they require high complexity to construct and store the
PC functions. Specifically, [7] requires to perform Gaussian
elimination on the parity-check matrix, which has O(N3)
complexity, and [8] requires a recursive algorithm to establish
the PC functions. These operations cannot be pipelined
for hardware acceleration. Moreover, the PC functions are
irregular and do not support compact representation with a
few parameters. To implement, a set of bit positions have to
be pre-stored to specify each PC function. For example, if
a PC function is ui + uj + · · · + uk = 0, then the indices
[i, j, · · · , k] are stored, which incurs excessive memory cost
especially when the number of PC bits and functions is large.
We address the above problems with a complete solution
that integrates our reliability metric in Section II-A and rate
matching scheme in Section II-B. Our solution is guided by
Polar-specific distance spectrum analysis and observations
from bit error propagation patterns. The constructed PC
functions require only one parameter to represent, and very
simple hardware to implement.
A. PC bit positions
1) Distance spectrum analysis: A distance spectrum anal-
ysis of Polar codes can help to select PC bit positions.
In an SCL decoder, a path is defined by a binary vector
ui−10 = (u0, u1, · · · , ui−1) ∈ {0, 1}
i. At the i-th decoding
stage, what an SC decoder actually does is deciding whether
the received vector is more likely to be from the subset of
codewords with ui = 0, or the subset of codewords with
ui = 1.
The former subset is called a “zero” coset and the latter
subset is called a “one” coset, respectively defined as
C
(
ui−10 |0
)
=
i−1∑
j=0
ujgj + span ({gi+1, · · · ,gN−1}) ,
C
(
ui−10 |1
)
= gi + C
(
ui−10 |0
)
,
where gj is the j-th row of G, and C
(
ui−10 |0
)
denotes all
codewords corresponding to path ui−10 and ui = 0.
For example, the “zero” coset C
(
ui−10 |0
)
and the “one”
coset C
(
ui−10 |1
)
with the same prefix of path ui−10 has
difference only at ui. The distance spectrum between these
two cosets is denoted by Si = {Siw}, w ∈ {0, 1, · · · , N},
where
Siw =
∣∣{y ∈ C (0i−10 |1) , wt(y) = w}∣∣ , (2)
where C
(
0i−10 |1
)
denotes all codewords corresponding to
path with all “0” decoded bits except “1” for ui, and wt(y)
is the weight (number of non-zero elements) of y. By the
definition of Si, it is straightforward to see that the minimum
distance between the two cosets is
min
(
wt
(
C
(
0i−10 |1
)))
= wt(gi). (3)
The concept of cosets naturally extends to an SCL de-
coder. It is observed that the path metric is closely related
to the minimum distance and distance spectrum. To avoid
discarding the true path at the i-th stage, the path metrics
of incorrect paths should receive more penalty than the true
path. This can be achieved by letting the cosets induced by
different paths to be “as far as possible” so that the true
path is “as distinguishable as possible”, especially for paths
with differences over only a few bits. In an SCL decoder, “a
4larger distance” between cosets means “a larger penalty” on
the path metric.
If the i-th bit does not involve in any PC function, then
the minimum distance between cosets are incurred by the bit
positions with minimum row weight (i.e., wt(gi) = wmin)
among the unfrozen bits. By selecting these bit positions as
PC bits and setting their values using linear combinations of
preceding information bits, the path metrics of different paths
can be made “more distinguishable” and the SCL decoding
performance can be improved.
2) Tradeoff between reliability and code distance: As
explained, the PC positions should be selected from the
unfrozen sub-channel indices with minimum or lower row-
weights. However, the number of low-weight positions may
be quite large depending on (N,K). It is obviously unwise
to select all of them as PC bits. Consider the extreme case
where all the low weight positions are selected as frozen bits
(can be viewed as a PC bit with PC function ui = 0), the
remaining information set I would be those with the highest
row weights and the resulting code construction becomes
similar to Reed-Meed codes. Although the distance spectrum
of Reed-Muller codes is far better than Polar codes, its BLER
performance under SC decoding is poor.
An SCL decoder with practical list sizes (e.g., L = 8)
lies somewhere between an SC decoder and a Maximum
Likelihood (ML) decoder. As a result, a good PC-Polar
construction should respect both reliability and code distance.
In the context of PC-Polar, the corresponding design principle
is to pre-select just enough PC bits from the most reliable bit
positions (those otherwise would be selected as information
set I), such that the reliability of the remaining information
sub-channels are not sacrificed too much. Note that the
unreliable bit positions (those otherwise would be selected
as frozen set F ) can be subsequently selected as additional
PC bits, which will not sacrifice the reliability of I.
To summarize, the design principles are:
• Select the bit positions with minimum row weights
among the non-frozen bit set as PC bits.
• Pre-select a proper number of PC bits from the reliable
bit positions.
In practice, easy-to-implement rules must be defined to
determine the order for pre-selecting the PC bits. Since the
PC functions must be forward-only to be consistent with
any SC-based decoder, the last sub-channel index in a PC
function always becomes a PC bit. To let the PC functions
cover as many information bits as possible. An intuitive way
is to select PC bits by descending reliability order2, such
that if an incorrect path passes the parity check, a larger
penalty is imposed on its path metric. Specifically, we adopt
the following steps:
1) Select PC bits from the unfrozen bit positions with
the least row weight (wmin) by descending reliability
order.
2Since information set I is also selected by descending reliability order,
the same hardware module can be reused for pre-selecting PC bits.
2) If there is insufficient unfrozen bit positions with row
weight wmin, continue to select those with row weight
2× wmin by descending reliability order.
B. PC functions
As discussed, the PC bit values should be set to a linear
combination of some preceding information bits, such that
code distance spectrum is improved.
Take N = 16 for example, if u10 is selected as a PC
bit, a good PC function would be u5 + u10 = 0. Their
corresponding row vectors are
g5 = [1100110000000000],
g10 = [1010000010100000].
Observe that wt(g5) = wt(g10) = 4. If u5 was an
information bit and u10 was a frozen bit, the minimum code
weight would be at most 4, corresponding to g5 as the lowest-
weight non-zero codeword. Now that we change u10 into a
PC bit, and impose u5 = u10 as a PC function, the combined
codeword becomes
g5 + g10 = [0110110010100000],
which has a higher weight of 6.
For longer codes, it becomes non-trivial to find all the PC
functions that improves the minimum code distance. Even if
such a method exists, the construction complexity may not
be affordable in ASIC. Therefore, we resort to a hardware-
friendly way to establish effective PC functions.
From the decoding perspective, u5+u10 = 0 is an effective
PC function since it includes sub-channels with relatively
independent bit errors. For example, if the i-th and j-th sub-
channels belong to the same PC function, and a bit error in
the i-th sub-channel leads to another bit error in the j-th sub-
channel, this (ui, uj) error pattern would not be detected by a
PC bit. Although bit error propagation is inevitable with SC-
based Polar decoding, we should exploit its bit error patterns
to mitigate its adversary effect on PC functions.
By Monte-Carlo simulation of a length-16 Polar block, we
found that among the 216−1 = 65535 possible error patterns,
only 16 of them are dominant and take up around 80% of the
total error events. Besides the single error pattern e1 = u0,
the frequent error propagation patterns are
e2 = u0, u1 e3 = u0, u2 e4 = u0, u4 e5 = u0, u8
e6 = u0, u1, u2, u3 e7 = u0, u1, u4, u5
e8 = u0, u1, u8, u9 e9 = u0, u2, u4, u6
e10 = u0, u2, u8, u10 e11 = u0, u4, u8, u12
e12 = u0, u1, u2, u3, u4, u5, u6, u7
e13 = u0, u1, u2, u3, u8, u9, u10, u11
e14 = u0, u1, u4, u5, u8, u9, u12, u13
e15 = u0, u2, u4, u6, u8, u10, u12, u14
e16 = u0, u1, u2, · · · , u14, u15
Observe that the most frequent error patterns are between
every 1, 2, 4, 8 bit positions. This is due to the power-of-
2 recursive structure in Polar kernel. Intuitively, we should
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Cyclic shift upon each bit position
PC Bit
0
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Fig. 1: Cycle shift register implementation of PC functions.
avoid setting up PC functions over bit positions with power-
of-2 spacings. In contrast, we found that bit errors propagate
less frequently between every 5 bit positions.
An effective yet implementable way is to set up PC
functions over bit positions with fixed p-sized spacing, where
p can be set to 5 for all cases. It can be easily implemented
by a p-length cyclic shift register (CSR). The PC pre-coding
function, denoted by FPC : u
K−1
0 → uˆ
N−1
0 , is described by
Algorithm 3.
Algorithm 3 PC pre-coding algorithm
Initialization: y[0], · · · , y[p− 1] = 0, k = 0
for i in [0, 1, · · · , N − 1] do
Cyclic shift the register
If the i ∈ I, then set uˆi = uk, update CSR by y[0] =
uk
⊕
y[0], and count k = k + 1
If the i ∈ P , then set uˆi = y[0]
If the i ∈ F , then set uˆi = 0
end for
A PC decoder reuses the same algorithm, in which uk is
the decoded value of an information bit, and the expected PC
bit value is the first register state y[0] for i ∈ P . All paths
with an unexpected PC bit value are pruned.
The equivalent CSR operation is shown in Figure 1. It has
the following advantages:
• The PC function has only one parameter p. No need to
feed the constructor with every individual PC function.
• The complexity does not grow with the number of PC
bits or PC functions. All of them can be implemented
by a single set of CSR.
• The encoder and decoder can share the same CSR to
further save chip area.
Note that more sophisticated multiple feedback CSR can
also be adopted, which is defined by a polynomial. However,
the implementation in Figure 1 with p = 5 is the simplest
while preserves the best performance.
C. Code construction algorithm
A full code construction flow is depicted in Figure 2,
in which the PC pre-coding module is described in Algo-
rithm 3 and the information/frozen/PC set generation module
is detailed in Algorithm 4. The rate matching pattern R is
obtained according to Algorithm 2.
Some clarifications to Algorithm 4 are as follows. Step
1∼3 can be performed once offline for faster construction,
and the parameter tuple (wmin, f1, f2) can be pre-stored.
Algorithm 4 Information/Frozen/PC bit set selection
Initialization: code length M , mother code length N =
2⌈log2(M)⌉, information length K
Generate reliability ordered sequence QN−10 : use the
PW method (Algorithm 1).
Generate rate matching pattern R: use the BRS method
(Algorithm 2).
Determine parameters (wmin, f1, f2):
1) Estimate f = log2N ×
(
α− |α× (K/M − 1/2)|2
)
as
an estimated number of pre-selected PC bits.
2) Determine wmin as the smallest row weight within
the K + f most reliable sub-channels (excluding the sub-
channels with indices in R), and count the number of such
sub-channels as nwmin .
3) Pre-select f1 and f2 PC bits with row weight wmin and
2×wmin, respectively, according to descending reliability
order and skipping the sub-channels with indices in R.
If f ≤ nwmin , then f1 = f, f2 = 0;
If f > nwmin , then f1 = nwmin , f2 = 3/4(f − nwmin).
Generate I, F and P:
4) Generate I by selecting K information bits according
to descending reliability order, while skipping the indices
in R and the pre-selected f1 + f2 PC bits.
5) Generate P by selecting all the remaining sub-channels
except those in R, that is, P = {i : i /∈ I, i /∈ R}.
6) Generate F by selecting the bit positions in R.
There are two types of PC bits, i.e., the “reliable” PC bits pre-
selected in Step 3 and the “unreliable” PC bits3 additionally
selected in Step 5. The rough number of pre-selected PC bits
f is determined based on our observation that codes with rate
near 1/2 require more PC bits than higher and lower rates. In
addition, f is upper bounded by (M −K)/2. The coefficient
α is used to control the number of pre-selected PC bits. The
larger α is, the more PC bits are pre-selected4. Typically,
a smaller α can be used for an SCL decoder with smaller
list sizes, and a larger α can be used for an SCL decoder
with larger list sizes and better performance at higher SNR
region. To facilitate reproducible research, we set α = 1 in
all our simulations for a balanced performance under an SCL
decoder with a practical list size L = 8.
IV. SIMULATION RESULTS
To validate the proposed PC-Polar design, we not only
compare with existing Polar coding schemes, but also provide
“1-bit” fine-granularity simulation results covering a wide
range of code lengths and rates. A parity-check (PC) SCL
decoder is used for PC-Polar codes. It is similar to an SCL de-
coder except that it only keeps paths that satisfy PC functions
during intermediate decoding stages. The CRC polynomials
we use for CA-Polar are D8+D7+D6+D3+D2+D+1
3The PC bits before the first information bit are equivalent to frozen bits.
4Note that other ways to control the number of pre-selected PC bits are
allowed as long as they produce good performance.
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c = û G
  ={ci | i ∉R}
Fig. 2: Parity-check Polar code construction flow.
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(CRC16).
A. PC bit gain
1) Comparison with CA-Polar: In Figure 3, we com-
pare PC-Polar with CA-Polar under various mother code
lengths. The reliability ordering for PC-Polar is obtained
by the hardware-friendly PW method, and that of CA-
Polar is obtained by the computation-intensive GA method.
The comparison is actually unfair for PC-Polar in terms of
performance, since GA is more precise while PW is only an
approximation. Nevertheless, we observe that PC-Polar still
outperforms CA-Polar at all cases. This is due to both the
sufficient gain from PC bits and negligible loss from the PW
method.
It is also observed that, as the number of CRC bits
increases, the performance of CA-Polar fails to improve after
the CRC length reaches 8. The best performance achieved by
that of CA-Polar is still worse than that of PC-Polar.
In Figure 4, we simulate the cases with non-mother code
lengths, where the rate matching methods are BRS for
PC-Polar and QUP for CA-Polar, respectively. Again, the
construction complexity for former is much lower than the
latter, since reliability re-ordering with respect to different
rate-matching patterns is not allowed in the BRS method.
Similarly, stable PC bit gain is observed. The overall gain is
up to 0.8dB compared with CA-Polar (CRC16) and 0.3dB
compared with CA-Polar (CRC8).
2) Comparison of different parity-check schemes: We fur-
ther compare the proposed PC-Polar scheme with existing
parity-check schemes such as eBCH-Polar [7] and PCC [8].
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Fig. 4: PC-Polar with BRS vs CA-Polar with QUP at various
code lengths under SCL decoder with L = 8.
Since both [7], [8] only provided construction procedures
and simulation results under mother code lengths, and the
associated construction parameters (e.g., the design distance
d for eBCH-Polar and the number of check bits cK for PCC)
are available only for a few cases, our comparison focuses
on these reproducible cases. CA-Polar with 8-bit and 16-bit
CRC is also simulated for reference. For CA-Polar, eBCH-
Polar and PCC, the GA method is applied to obtain a more
precise reliability ordering; for PC-Polar the low-complexity
PW method is applied.
As shown in Figures 5 and 6, all the parity-check based
schemes (except for PCC under two cases) have better
performance than CA-Polar (CRC16) at the working point
of interest, i.e., BLER = 10−2 ∼ 10−3, which confirms
the results reported in [7], [8]. In particular, we found that
eBCH-Polar exhibits more stable performance than PCC due
to the minimum-distance-guaranteed construction algorithm.
PCC also has good performance under most cases, especially
at low SNR region.
Among these schemes, PC-Polar demonstrates the best
performance in all cases. The gain over CA-Polar with 16-bit
and 8-bit CRC is 0.8dB and 0.3dB, respectively. The gain
over eBCH-Polar and PCC varies over different cases. In
certain cases, PC-Polar has slightly better performance than
eBCH-Polar and PCC; while in a few cases, the gain of PC-
Polar can reach 0.5dB.
B. Fine-granularity simulations
As observed in Figure 5 and 6, a scheme with excellent
performance in one case may have worse performance in
other cases. In order to draw more solid conclusion based on
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Fig. 5: Comparison of existing parity-check-based schemes
under N = 256 and SCL decoder with L = 8, 32.
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Fig. 6: Comparison of existing parity-check-based schemes
under N = 1024 and SCL decoder with L = 8, 32.
more simulation cases, fine-granularity simulation is neces-
sary in the evaluation of channel coding schemes.
Therefore, we conduct “1-bit” granularity (K =
8, 9, 10, · · · , 800) to cover a wide range of mother and non-
mother code lengths, and typical code rates that are used in
control and data channels..
In Figure 7, we report the required SNR to achieve
BLER = 0.001 for PC-Polar and CA-Polar in over 4700
cases. The gain ranges from 0.2dB to 1dB. Similar to
previous experiments, GA/QUP are applied in CA-Polar and
PW/BRS are applied in PC-Polar. For CA-Polar, 8-bit CRC
instead of 16-bit CRC is adopted for better performance.
Even though, these extensive results clearly show that PC-
Polar outperforms CA-Polar in almost all cases. The results
demonstrate that PC-Polar has stable & better performance
than CA-Polar in terms of error correction capability.
V. CONCLUSION
In this work, we propose a novel Polar construction
with superior & stable error correction performance under
a wide range of code rates and lengths. As a full solution
that integrates hardware-friendly reliability ordering, rate
matching and parity-checking methods, our design moves
one further step beyond CA-Polar and is implementable
for 5G and future networks. Our solution, as detailed in
this paper, applies for arbitrary code lengths and rates. Its
performance can be reproduced to serve as a baseline for
further optimizations.
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REFERENCES
[1] J. Andrews, S. Buzzi, W. Choi, S. Hanly, A. Lozano, A. Soong,
J. Zhang, “What will 5G be?”, IEEE Journal on Selected Areas in
Communications, vol. 32, no. 6, pp. 1065–1082, Jun. 2014.
[2] E. Arikan, “Channel polarization: A method for constructing capacity-
achieving codes for symmetric binary-input memoryless channels”,
IEEE Trans. Inf. Theory, vol. 55, no. 7, pp. 3051–3073, Jul. 2009.
[3] N. Stolte, “Recursive codes with the Plotkin-Construction and their
Decoding”, Ph.D. dissertation, University of Technology Darmstadt,
Germany.
[4] K. Niu and K. Chen, ”CRC-aided decoding of polar codes”, IEEE
Communications Letters, vol. 16, no. 10 pp. 1668–1671, Oct. 2012.
[5] P. Trifonov, “Efficient design and decoding of polar codes”, IEEE
Transactions on Communications vol. 60, no. 11 pp. 3221–3227, Nov.
2012.
[6] I. Tal, and A. Vardy, “List decoding of polar codes”, IEEE Trans. Inf.
Theory, vol. 61, no. 5 pp. 2213–2226, May 2015.
[7] P. Trifonov and V. Miloslavskaya, “Polar Subcodes”, IEEE Journal on
Selected Areas in Communications, vol. 34, no. 2, pp. 254–266, Feb.
2016.
[8] T. Wang, D. Qu and T. Jiang, “Parity-check-concatenated polar codes”,
IEEE Communications Letters, vol. 20, no. 12 pp. 2342–2345, Dec.
2016.
[9] R1-1611254 “Details of the polar code design”, Huawei, HiSilicon,
3GPP TSG RANWG1 #87 Meeting, Reno, USA, Nov. 10th–14th, 2016.
[10] “Chairman’s notes: RAN1”, 3GPP TSG RAN WG1 NR Ad-Hoc
Meeting #2, Qingdao, China, 27th–30th Jun. 2017.
[11] X. Liu et al., “β-expansion A Theoretical Framework for Fast and
Recursive Construction of Polar Codes” in Proc IEEE Globecom, Dec.
2017.
[12] L. Zhang, Z. Zhang, X. Wang, Q. Yu and Y. Chen, “On the puncturing
patterns for punctured polar codes”, in Proc IEEE ISIT, pp. 121-125,
Jun. 2014.
[13] K. Niu, K. Chen and J. R. Lin, “Beyond Turbo codes: Rate-compatible
punctured Polar codes,” in Proc IEEE ICC, pp. 3423–3427, Jun. 2013.
[14] R. Wang and R. Liu, “A novel puncturing scheme for polar codes,”
IEEE Communications Letters, vol. 18, no. 12, pp. 2081–2084, 2014.
[15] R1-167533, “Examination of NR coding candidates for low rate
applications”, MediaTek Inc., 3GPP TSG RAN WG1 #86 Meeting,
Gothenburg, Sweden, Aug. 22nd–26th, 2016.
